Description: 该程序是用Verilog语言写的,可以完成(1,5,9)格式的浮点数相加。-The program is written in Verilog, you can complete the (1,5,9) add floating-point format. Platform: |
Size: 1788928 |
Author:陈晓 |
Hits:
Description: This code has written in verilog and it can multiply two floating point number with IEEE 754 standards and the out put of this code is in IEEE 754 standard.We have to put input in binary and the out put is also in binary. Platform: |
Size: 1024 |
Author:sajad |
Hits:
Description: the document used to describe the verilog codes design floating point multiplier in coms design Platform: |
Size: 2351104 |
Author:rajapraba |
Hits:
Description: The Verilog version of the code is in folder “fpu_double”, and the VHDL version is in folder
“double_fpu”. There is a readme file in each folder, and a testbench file to simulate each core. These
cores are designed to meet the IEEE 754 standard for double precision floating point arithmetic. Platform: |
Size: 244736 |
Author:丁一 |
Hits: